Analytical and Experimental Studies of Thermal Noise in MOSFET\u27s by Tedja, Suharli et al.
University of Pennsylvania
ScholarlyCommons
Departmental Papers (ESE) Department of Electrical & Systems Engineering
11-1-1994
Analytical and Experimental Studies of Thermal
Noise in MOSFET's
Suharli Tedja
University of Pennsylvania
Jan Van der Spiegel
University of Pennsylvania, jan@seas.upenn.edu
Hugh H. Williams
University of Pennsylvania
Follow this and additional works at: http://repository.upenn.edu/ese_papers
Part of the Electrical and Computer Engineering Commons
Copyright 1994 IEEE. Reprinted from IEEE Transactions on Electron Devices, 1994, Volume 41, Issue 11, November 1994, pages 2069-2075.
Publisher URL: 10.1109/16.333824
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the
University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this
material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by
writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
This paper is posted at ScholarlyCommons. http://repository.upenn.edu/ese_papers/251
For more information, please contact repository@pobox.upenn.edu.
Recommended Citation
Suharli Tedja, Jan Van der Spiegel, and Hugh H. Williams, "Analytical and Experimental Studies of Thermal Noise in MOSFET's", .
November 1994.
Analytical and Experimental Studies of Thermal Noise in MOSFET's
Abstract
An analysis of the channel thermal noise in MOSFET's, based on the one-dimensional charge sheet model, is
presented. The analytical expression is valid in the strong, moderate, and weak inversion regions. The body
effect on the device parameters relevant to the thermal noise is discussed. A measurement technique as well as
experimental results of P- and N-MOSFET's of a 1.2 µm radiation hard CMOS process are presented. The
calculated channel thermal noise coefficient gamma as in id2/Δf=4kT γ gdo agrees well with experimental data
for effective device channel length as short as 1.7µm.
Keywords
radiation hard CMOS, noise measurement.
Disciplines
Electrical and Computer Engineering
Comments
Copyright 1994 IEEE. Reprinted from IEEE Transactions on Electron Devices, 1994, Volume 41, Issue 11,
November 1994, pages 2069-2075.
Publisher URL: 10.1109/16.333824
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way
imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal
use of this material is permitted. However, permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale or redistribution must be obtained from
the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all
provisions of the copyright laws protecting it.
This journal article is available at ScholarlyCommons: http://repository.upenn.edu/ese_papers/251
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 41, NO. I I ,  NOVEMBER 1994 2069 
Analytical and Experimental Studies 
of Thermal Noise in MOSFET's 
Suharli Tedja, Student Member, IEEE, Jan Van der Spiegel, Senior Member, IEEE, and Hugh H .  Williams 
Abstract-An analysis of the channel thermal noise in MOS- 
FET's, based on the one-dimensional charge sheet model, is 
presented. The analytical expression is valid in the strong, mod- 
erate, and weak inversion regions. The body effect on the device 
parameters relevant to the thermal noise is discussed. A mea- 
surement technique as well as experimental results of P- and 
N-MOSFET's of a 1.2 ~ t m  radiation hard CMOS process are 
presented. The calculated channel thermal noise coefficient -, as 
in i ; / l f  = 4kT 7 g,!,, agrees well with experimental data for 
effective device channel length as short as 1.7 pm. 
A NALOG CMOS integrated circuits have gained con- siderable importance over the last 10 years. The ever- 
decreasing dimensions of the transistors have often made 
CMOS a technology of choice for low power, low noise, and 
moderately high speed applications. The optimum operating 
region to minimize noise and power is often moderate inver- 
sion, at least for the input transistor which generally dominates 
the noise [I]. Studies of thermal noise in MOSFET's have 
mainly been limited to the two cases of strong and weak 
inversion [2]-[9]. To the best of our knowledge, few results 
have been reported on the noise behavior of transistors in the 
moderate inversion region [ 11. 
The objective of this work is to study, both analytically 
and experimentally, the MOSFET channel thermal noise in 
saturation for all three regions of inversion. The analytical 
study shows that under thermal equilibrium, the noise expres- 
sion can be obtained either from drift or diffusion carrier 
transport mechanisms. Noise measurements in all regions 
of inversion were conducted to verify the analytical model. 
These measurements were done for several transistors with an 
effective channel length of L = 3.0, 2.0, 1.7, 1.5, 1.3, 1.1, 
1.0, and 0.8 pm. It is of interest to find the channel length 
at which the experimental results start to deviate from the 
analytical model. 
In this section, analyses for drift current thermal noise 
(i.e., MOSFET in strong inversion) and diffusion current 
noise (i.e., MOSFET in weak inversion) are reviewed. The 
analyses are for "long" channel devices where the effects of 
the drain and source electric fields on the charges under the 
oxide (both bulk charge and inversion layer charge) can be 
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neglected. It is shown that in thermal equilibrium, the diffusion 
current noise is reduced to thermal noise [9]. From these two 
analytical results and the thermal equilibrium assumption, a 
noise expression valid for all regions of inversion is deduced. 
A. Drift Current Noise 
The long channel thermal noise is derived with the as- 
sumption that only drift current is present [8]. Consider a 
cross section of an NMOS device shown in Fig. 1, where 
x represents the coordinate along the channel and y is the 
coordinate perpendicular to the silicon surface. According to 
the charge sheet model [8], the drain drift current (assumed 
noiseless) can be written as 
where p is the carrier mobility, W is the width of the channel, 
Q>(gs) is the inversion layer chargeldensity, and is the 
channel surface potential with respect to the neutral bulk. 
According to (I), a small element of the channel of length 
A x  has a resistance 
Assuming the charge carriers are in thermal equilibrium with 
the silicon, the current spectral density corresponding to this 
elemental resistance is 
where k is the Boltzmann's constant and T is the absolute 
temperature. The elemental drain current spectral density is 
obtained by applying to (3) a current division between the 
elemental resistance and the total channel resistance, yielding 
The total channel thermal noise current is simply the integral 
of (4) over the whole length of the channel L, 
where QI is the total inversion layer charge. Later in this 
paper, we will show a precise representation of ( P / L ~ )  Q I  in 
terms of the MOS device noise parameters. 
001 8-9383/94$04.00 O 1994 IEEE 
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C .  Channel Thermal Noise in Terms of 
MOSFET Device Parameters 
................................................. 
T*& - - - - - - - - - - - - - - -  regions The total f inversion, inversion is layer expressed charge in Qr the in Appendix. ( 3 ,  valid It in was all- -  - - - - -  I' Ax derived from the solution of the Poisson's equation for the MOS system and one dimensional charge sheet model [8], 
p substrate [lo]-[12]. Using (A. 1) and the drain current ID of (A.3), the 
I channel noise can be written as 
Fig. 1 .  Cross section of a NMOSFET used for calculating the thermal noise 
of the inversion layer. The coordinates used for the calculations are indicated. where Vl (VGB, $so, $SL) is the ratio of the square bracket 
An elemental inversion layer with length Ax is shown. in (A.1) to that of (A.3), VGB is the gate-bulk voltage, $So 
B. Diffusion Current Noise 
is the surface potential at the source end, and 4 , ~  is the 
surface potential at the drain end. Note that VI(VGB, &L) "" 
is in volts and it represents the degree of inversion along the 
Consider the inversion layer of a MOS device with a charge 
channel. 
density gradient d Q > / d x .  The inversion layer is divided into 
rectangular slices of length A x  and width W identified by 
an index i. Due to collisions, charges make independently D. MOSFET Thermal Noise Model in Circuit Applications 
random jumps from one slice to an adjacent slice.-consider 
two adjacent slices i and i + 1 with charge density Q',(i) and 
Q>(i + I), respectively. The net diffusion current is 
where D is the diffusion constant. Each of the independent 
currents I;,;+l and I;+l,i should show full shot noise [6]. 
Thus the spectral density of the diffusion noise of a slice Ax is 
Assuming thermal equilibrium, one substitutes the Einstein's 
relation 
into (7b), yielding 
which is identical to the thermal noise of the elemental 
resistance derived in the previous subsection (see (3)). The 
diffusion noise is reduced to thermal noise when the charge 
carriers are in thermal equilibrium with the semiconductor 
lattice. Therefore (5) is also applicable for diffusion noise. 
Thus under thermal equilibrium assumption, both drift current 
noise and diffusion current noise are equivalent. This implies 
that the noise for all regions of inversion is described by (5). 
In literature dealing with noise in circuits (see for example 
[13]), the channel noise in saturation is often written as 
where E is a bias dependent parameter (E = 213 for strong 
inversion and E = 1 / 2  for weak inversion) and g, is the 
transconductance of the device. This representation is only 
correct for devices with negligible body effect [I], [3], [8]. 
Otherwise, in order to satisfy (lo), E will have to be larger than 
213 and 112 in the strong and weak inversions, respectively. 
A more direct and precise way of writing the channel noise 
in MOSFET's is [6] 
where y is the noise coefficient and gdo is the channel 
conductance at VDs = 0. In general, y depends on all the 
terminal bias voltages; however, for devices in saturation, y 
depends only on the degree of channel inversion at the source 
end (or equivalently on bias current). The expression for gdo 
is shown in the Appendix which can be written as 
W 
Sdo = PCOX-V~(VGB, $so). L (13) 
Note that, similar to VI (VGB, Qso, &L) in (lo), Vz (VGB, 
is also in volts, however, it represents the degree of channel 
inversion at VDs = 0. In practice, gdo is difficult to measure 
because at VDs = 0, the drain current ID = 0. It can be shown 
that the source conductance in saturation defined as follows: 
Strictly speaking, the above arguments are only valid when 
the charge carriers are in thermal equilibrium with the lattice gs = (14) 
VGB= constant and v,? saturation voltage (i.e.. the lateral electric field E = 0). In fact, the Einstein's 
relation expressed in (8) is only valid when E = 0. In this is equal to -gdo. Thus one can measure g, as a function of 
paper, thermal equilibrium is assumed to apply for E # 0. drain current and replace gdo by (g,(. This is a better way 
One objective of this paper is to find experimentally at what of characterizing the noise because both the noise and gdo 
electric field (or equivalently at what channel length) the above (actually Igsl) are measured at exactly the same operating 
model starts to deviate from measurements. point. 
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Fig. 2. Calculated ratios of the channel conductance gd, (or lg,l) and Fig. 3. Noise coefficient y in saturation (ll/Dc;l = 2 1') as a function of 
transconductance g,,,  over the drain current ID  in saturation (IL,'bsl = 2 V) normalized drain current for llksl = 2 V. Regions of weak, moderate, and 
as functions of normalized drain current ID/(pC,,I.I.'/L) with IbkBI as a strong inversion are indicated. 
parameter. 
Fig. 2 shows g d o / I D  (or I g s  l / I D )  as functions of ID in 
saturation (IVDsl = 2 V) with JVsBI as a parameter. The 
device parameters used in this figure and the subsequent 
figure belong to the PMOSFET of the United Technology 
Microelectronics Center (UTMC) CMOS P-well radiation hard 
technology. From the figure, the more inverted the channel is 
(i.e., drift current becomes dominant), the smaller the ratio 
g d o / I D  becomes. For a given current, g d o / I D  is a very 
weak function of lVSBl. The dependence is noticeable in the 
moderate inversion where the amount of the inversion layer 
charge is of the same order of magnitude as the depletion 
charge. In this region, as (V&( increases for a fixed I D ,  
the charge at the gate is balanced more and more by the 
inversion charge instead of by the depletion charge. Thus 
g d o / I ~  decreases because the inversion layer is slightly more 
inverted. This means that even though one maintains the same 
I D ,  the drift current increases while the diffusion current 
where Re, is the gate-referred equivalent noise resistance. 
Re, will be used in Section IV to characterize the noise. The 
expression for g ,  is shown in the Appendix. Fig. 2 also shows 
the ratios g,/ID as functions of ID  in saturation with IVSB( as 
a parameter. For a given current, a rather significant increase 
in g,/ID is shown (unlike the ratio g d o / I D )  in weak and 
moderate inversions as one increases IVsB I. At IVSB 1 = 0, the 
ratio gd,/g,  is considerably larger than 1, especially in the 
weak and moderate inversion regions. When I VsB 1 increases, 
the difference between g ,  and gdo gets smaller as a result of 
the reduced body effect. For lightly doped bulk, the ratio will 
be even closer to 1. Thus with an applied (VsB( (say 2 V), 
the combination of a reduced g d o / g m  and an increase g,/ID 
for a given current results in a reduction of the gate referred 
noise voltage. In our experimental study discussed later, all 
measurements are done at JVSBJ = 2 V. 
decreases by the same amount. For very large currents, the 
E. Other Thermal Noise Sources in MOSFET's 
dependence on JVsBI is less because the channel is strongly 
inverted. For small currents, the channel charge is much less In order to accurately characterize the channel thermal noise 
than the depletion charge; consequently, gdo / ID  is insensitive in MOSFET's, one needs to be aware of the existence of other 
to the change in IVsel. thermal noise sources in the MOS system. Two additional 
Using (lo), (12), and (13), y can be written as thermal noise sources are the gate poly resistance and the bulk 
- -  ,-- resistance [I], [14]-[17]. The total noise referred to the gate 
Fig. 3 shows y as a function of ID in saturation (IVDsl = 2 V) 
for IVSBJ = 2 V. Since gdo for a given current is a weak 
function of lVs~l ,  so is y. The figure also shows the range of 
y values in the three regions of inversion. 
In analog circuit applications, it is useful to refer the noise 
to the gate as the equivalent gate voltage noise source. This 
is done by dividing (12) by g,2. Thus the gate referred noise 
voltage is 
where RG is the poly gate resistance, RB is the bulk resistance, 
and g,b is the bulk transconductance. With a proper layout, 
RG is a small constant of order Rs [I]. For IVsBl 2 2 V, the 
effective bulk resistance ( g i b / g L ) ~ B  is much smaller than 
Re, and thus can be treated as a small constant [I], [8]. Thus 
the slope of Ri, as a function of ( g d o / , y L )  is essentially equal 
to y. 
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LOW NOISE 
TRANSIMPEDANCE I I AMPLIFIER 
Fig. 4. Schematic of the noise measurement setup. The device under test 
(DUT) terminal voltages are set by the biasing circuits. The noise current 
at the drain terminal is amplified and converted to a voltage noise by the 
transimpedance amplifier. The amplified voltage noise at the output of the 
gain stage is fed into the spectrum analyzer. The switch S is closed only for 
measurement of the transfer function of the whole system. 
111. MEASUREMENT TECHNIQUE 
A. Noise Spectral Density Measurement 
The noise power spectral densities were measured using 
an HP 4195A spectrum analyzer. Fig. 4 shows the simplified 
schematic of the measurement setup. It is designed to have 
a large enough bandwidth (1 KHz to 50 MHz) to allow clear 
separation of the l /  f and white noise, and a low enough noise 
floor to allow accurate measurements [I]. The voltages at the 
terminals of the device under test (DUT) were independently 
set to obtain the desired operating points. The drain-source 
voltage JVDS~ for all measurements was set at 2 V to ensure 
saturation condition for the range of drain currents considered 
in this work. To minimize the noise contribution from the bulk 
resistance, the source-bulk voltage lVsBl was set at 2 V. 
For accurate measurements in the weak and moderate inver- 
sion regions, it is necessary to have very large W / L  devices 
so that (a) the drain current noise is much larger than the noise 
floor, (b) a wide range of current spans each region, and (c) the 
noise contributions from the sourcetdrain series and contact 
resistances are negligible. In addition, large gate areas are 
necessary to minimize the l /  f noise [I], [8], [13]. The devices 
(both P- and N-MOSFET's) measured have W / L  = 3000 
with an effective channel length L = 3.0,2.0,1.7,1.5,1.3,1.1, 
and 1.0 Dm. In addition, L = 0.8 pm N-MOSFET's are 
also available. They were fabricated in a UTMC radiation 
hard CMOS 1.2 pm P-well technology. The gate structure 
of the transistors is of the interdigitated finger type in order to 
minimize the total area as well as the gate resistance. 
B. Device Electrical Parameters Measurement 
The key electrical parameters for characterizing the channel 
thermal noise are gd, and g,. The channel conductance gd, 
was determined indirectly by measuring the source conduc- 
tance g,, as explained in Section 11-D. These parameters were 
measured for each DUT using an HP 4145B semiconductor 
parametric analyzer at the same operating points as those used 
for the noise measurements. 
IV. RESULTS AND DISCUSSION 
Fig. 5 shows a typical gate-referred noise spectral density 
for frequency spanning 1 MHz to 10 MHz. The thermal noise 
Fig. 5. Typical gate-referred noise spectral density. The gate referred noise 
equivalent resistance, RL, as in (17) is obtained by averaging the spectral 
density over the frequency range, squaring the average, and dividing by 4kT. 
was extracted by averaging the spectral density over this 
frequency range. The value of R;,, as in (17), was obtained by 
dividing this average (squared) by 4kT. This procedure was 
repeated for drain currents spanning the weak, moderate, and 
the beginning of the strong inversion regions. For our devices 
( W / L  % 3000), the drain current ranged from 50 pA to 1.4 
mA. 
Fig. 6 shows R;, as functions of the measured g d , / g i  
for P and N MOSFET's with W / L  = 6000/2.0. The slope 
of these plots essentially correspond to the y in (16a). The 
solid and dashed curves in Fig. 6 correspond to the theoretical 
calculations discussed in Section 11. To better fit the data, 
the theoretical curves are shifted up by a resistance of 10 
R to take into account the small noise due to the gate, 
the bulk resistances, and any other residual noise sources. 
It can be concluded that the experimental results agree well 
with the theoretical calculations (i.e., the slopes y from the 
measurement agree well with those of the theory). For ID = 50 
pA (weak inversion) and the same IVSB(, the N-MOSFET has 
larger noise because it resides in the well and therefore has 
larger body effect. On the other hand, in strong inversion, 
where body effect becomes less significant, the N-MOSFET 
has lower noise as expected. 
To further test the theory, the noise for shorter channel 
lengths was measured for the same current range as before. 
For this range of currents, it was found that the corresponding 
g, values were practically the same from channel length to 
channel length. This implies that the shorter channel devices do 
not suffer mobility degradation. Fig. 7 shows the measurement 
results for P-MOSFET's with L = 3.0,2.0,1.7,1.3, and 1.0 
pm. For clarity, the data points for L = 1.5 and 1.1 pm 
are not shown in the figure since they are very similar to 
those for L = 1.3 and 1.0 pm, respectively. The solid curves 
on the figure are not based on any theoretical calculation 
but are solely to trace the data points. Fig. 8 shows results 
for N-MOSFET's. Figs. 7 and 8 also show the theoretical 
calculations (not shifted up this time). By comparing the slopes 
of the theoretical curves (dashed) to those of the experimental 
results, we see that the experimental results start to deviate 
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Fig. 6. The measured and calculated RL,, as functions of gd,,/g%, for P- and 
N-MOSFET's in saturation. An additional resistance of 10 (2 is added to the 
theoretical curves to take into account the small thermal noise contributions 
due to the poly gate resistance and the bulk resistance. 
PMOS V, = -2V, V, = 2V 
ID=50gA-1400pA 
Fig. 7. The measured RL,, as a function of yd,,/y%, for PMOS devices 
with different channel lengths. 1i7/L is equal to 3000 for all devices. The 
solid curves are to trace the data points and not based on any theoretical 
calculation. The theoretical calculation is the dashed curve. 
from the theory for devices with L < 1.7 pm. That is the 
slopes y for L < 1.7 pm are larger than expected from 
the theory. The validity of the one dimensional long channel 
charge sheet model and the thermal equilibrium assumption 
is questionable for L < 1.7 pm. This limit is in agreement 
with the empirical curve by Brews et al. [18], which predicts 
that for this CMOS process, the long channel one dimensional 
charge sheet model is not valid anymore for L less than about 
1.6 pm. 
In this paper, analytical and experimental studies of the 
channel thermal noise for MOSFET's were presented. All 
regions of inversion in saturation were considered. The an- 
alytical study was based on the one dimensional charge sheet 
model. Under thermal equilibrium, the noise expression can 
Fig. 8. The measured Rb, as a function of y,i,/g7,, for NMOS devices 
with different channel lengths. 
be obtained from either drift or diffusion carrier transport 
mechanisms. 
The noise of devices with a wide range of channel lengths 
was measured. The channel lengths were chosen to cover the 
"long" channel region (where the noise agrees with the theoret- 
ical analysis) as well as the "short" channel region (where the 
analytical model is insufficient to describe the noise behavior). 
The experimental results agree very well with the analytical 
model for devices with L 2 1.7 pm. Assumptions made 
such as low lateral electric field, low charge gradient, field- 
independent Einstein's relation (transport related phenomena), 
and negligible effects of source and drain fields to the inversion 
and bulk charges (geometrical phenomena) for L < 1.7 pm 
are most likely to be violated. 
The influence of bulk/well bias, lVSBI (i.e., body effect) 
on the properties of the device and noise parameters such 
as y, gd, and g, was presented. It was also explained that 
due to the body effect, the most precise way to represent the 
drain current noise is to use the parameters y and gd, as in 
(12). The parameter g, is significant only when one refers the 
drain current noise to the gate terminal as in (16). Significant 
improvement in noise performance for arbitrary channel length 
and a fixed current is obtained by biasing the bulk/well by 
about 2 V. This bias reduces the bulk resistance noise and, 
more importantly, increases the value of g, such that the gate 
referred noise voltage in (16) is minimized. 
A. Expressions of Total Inversion Layer 
Charge QI and Current ID 
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- (?YT(VGB - VFB) -k d t 7 ~ )  ($2' - ?@L2) where 
where dt is the thermal voltage IcTlq, VGB is the gate-bulk 
voltage, VFB is the flatband voltage, +,, is the surface potential 
at the source end, dsL is the surface potential at the drain end, 
and y~ is the body effect parameter 
'YT = 
m 
c o x  . (A.2) 
E, is the permitivity of silicon, NA is the bulk doping 
concentration, Cox is the oxide capacitancefgate area [8]. The 
current ID in (A.l) is [8] 
B. Expression of Channel Conductance gd, 
The channel conductance at VDS = 0 is obtained by 
taking the partial derivative of (A.3) with respect to VDs and 
evaluating the derivative at VDs = 0. The result is 
where 
C .  Expression of Transconductance gm 
The transconductance is obtained by taking the partial 
derivative of (A.3) with respect to VGS. The result is 
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